Name

CLEAR - The Open Source FPGA ASIC - by chipIgnite

Brand / Manufacturer

Efabless Corporation

Manufacturer Part #

CI00025

Product Description

CLEAR - The Open Source FPGA ASIC  

CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it. That's for you to create your own - yes that's right - ASIC.

CLEAR is utilizing Caravel - the open source ASIC platform provided as a base System on Chip (SoC) provided by Efabless' chipIgnite offering.

What we will do

1. Generate an embedded FPGA macro based on the famous OpenFPGA generator framework
2. Integrate the eFPGA macro into Caravel which makes it an FPGA ASIC - Clear
3. Manufacture the ASIC through chipIgnite program through SkyWater Technology
4. Package and mount the ASIC on its development board 
5. Test the boards before you get them along with the open source FPGA programing software
6. You receive your board and have fun!

As part of the campaign we will show you everything we do including how to design your own ASIC with open source ASIC design software and how you can create a campaign just like this one for your own custom ASIC. All that without having to make a giant hole in your pocket for ASIC design and manufacturing. 

CLEAR - In the News

• CNX Software - CLEAR is an open-source FPGA ASIC provided by Efabless’ chipIgnite
• hackster.io - Efabless' CLEAR Is a Fully Open Source ASIC with Embedded FPGA and RISC-V Core, Now on GroupGets

Features

• 100% Open Source FPGA ASIC
• A small but not-so-little 8x8 (64) CLB eFPGA
• GitHub Repo: Efabless - CLEAR
• CPU Subsystem
  • VexRISCV-based CPU
  • 3 kilobytes of on-chip RAM (2 kB of OpenRAM and 1 kB of DFFRAM) 
  • Executes directly from external QSPI flash
• Peripherals
  • SPI master
  • UART
  • 39 software configurable GPIO 
  • Counter/Timers
  • Logic Analyzer
• Additional features
  • Programmable internal clock frequency

CLEAR - Block Diagram

CLEAR - ASIC Pinout

Additional Cool Stuff

CLEAR - First Generation Development Board 

CLEAR - First Generation Wafers Before Packaging 

CLEAR - First Generation Board Blinky Test 

CLEAR - Low Power Consumption

It is an open source ASIC - That's why it is called CLEAR

Contact for bulk order inquiries over the 300 unit limit: contact@groupgets.com

Why GroupGets?

We would like to do something new and create an open source FPGA chip along with its carrier board and software tools. By using the GroupGets crowd purchasing platform, passionate software developers, embedded hardware developers, chip designers and makers can get this awesome and first-of-its-kind open source eFPGA. We would also like to show that the community can self-launch similar GroupGets campaigns using open source design tools to design an open source chip, to make an open source board, to build their open source smart device or product, and present it in the marketplace to gauge potential market interest.

External Links

Manufacturer product page

Unit Deliverable

One CLEAR OpenSource FPGA Development Board

Unit Price

$74.99

Campaign Part #

GG-P-1003

Availability

Not available / campaign funded, end date: Mon, 28 Mar 2022 18:10:00 PDT

Factory Lead Time

160 Days